

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: CALMISSIONER FOR PATENTS PO. B. 1500 Alexandria, Virginia 22313-1450 vww.upto.gov

APPLICATION NO.	FILING DAT	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/699,305	10/31/2003	Stephen J. Billick	016295.1519 (DC-05705)	3922	
23640	7590 06/1	2/2006	EXAMINER		
	OTTS, LLP	CONTINC	CONTINO, PAUL F		
910 LOUISIANA HOUSTON, TX 77002-4995			ART UNIT	PAPER NUMBER	
,	,				
			DATE MAILED: 06/12/200	DATE MAILED: 06/12/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/699,305	BILLICK ET AL.			
		Examiner	Art Unit			
		Paul Contino	2114			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHO WHIC - Extens after S - If NO - Failure Any re	DRTENED STATUTORY PERIOD FOR REPI HEVER IS LONGER, FROM THE MAILING I sions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. period for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by statu- ply received by the Office later than three months after the mailid d patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION  .136(a). In no event, however, may a reply be tim d will apply and will expire SIX (6) MONTHS from te, cause the application to become ABANDONE	l. ely filed the mailing date of this communication. (35 U.S.C. § 133).			
Status						
<ol> <li>Responsive to communication(s) filed on 31 October 2003.</li> <li>This action is FINAL. 2b) This action is non-final.</li> <li>Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.</li> </ol>						
Dispositio	on of Claims					
5)	Claim(s) <u>1-29</u> is/are pending in the application that the application of the above claim(s) is/are withdrays claim(s) is/are allowed.  Claim(s) <u>1-29</u> is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/	awn from consideration.				
Application	on Papers					
ד 🗵 (10 י י	The specification is objected to by the Examinate The drawing(s) filed on 31 October 2003 is/and Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Example 1.	e: a)⊠ accepted or b)□ objected e drawing(s) be held in abeyance. See ction is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).			
Priority u	nder 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(	s) of References Cited (PTO-892)	Δ) [[] Jana-dens Commercian	/DTO 412)			
2) 🔲 Notice 3) 🔯 Inform	of Preferences Cited (PTO-692) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da  5) Notice of Informal P  6) Other:				

Art Unit: 2114

**DETAILED ACTION** 

Claim Objections

1. Claim 29 is objected to because of the following informalities: line 6 states "for a each"

which is confusing. Appropriate correction is required.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and

requirements of this title.

2. Claims 15-21 are rejected under 35 U.S.C. 101 because the claimed invention is directed

to non-statutory subject matter. Line 6 states "a program of instructions" where the "program of

instructions" must be stored on a computer-executable media. A program of instructions in and

of itself may not be patented. The Examiner recommends including language such as "a

program of instructions embodied in a computer readable media" similar to that of claim 1 in

order to overcome the rejection. Claims 16-21 are rejected based upon their dependence to claim

15.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

Art Unit: 2114

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claim 25 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for

failing to particularly point out and distinctly claim the subject matter which applicant regards as

the invention.

Claim 25 recites the limitation "the memory module associated with the isolated memory

system device" in lines 2 and 3. There is insufficient antecedent basis for this limitation in the

claim. No "association" between the memory module and the memory system device had

previously been presented.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1, 2, 6, 8, 9, 10, 11, 12, and 13 are rejected under 35 U.S.C. 102(e) as being

anticipated by Schelling (U.S. Patent No. 6,766,474).

As in claim 1, Schelling discloses software for diagnosing a memory system including a plurality of memory system devices, the software embodied in computer readable media and when executed operable to:

select at least one memory system device for isolation (Fig. 1; column 4 lines 3-4, where the retainment is interpreted as isolation);

facilitate isolation of the at least one selected memory system device (Fig. 1; column 4 lines 3-4, memory 20a); and

perform at least one diagnostic test on the isolated device (Fig. 2; column 4 lines 14-22).

As in claim 2, Schelling discloses repeating the select, facilitate and perform operations for each memory system device (column 4 lines 14-22, where each portion of memory is interpreted as a memory system device).

As in claim 6, Schelling discloses if a plurality of memory system devices are selected for isolation, repeat the select, facilitate and perform operations for each device within the isolated memory system device plurality (column 4 lines 14-22, where each portion of memory is interpreted as a memory system device; column 6 lines 35-56, multiple device testing).

As in claim 8, Schelling discloses disabling all system memory devices except the at least one selected memory system device (Fig. 1; column 4 lines 3-6, where the relinquishment is interpreted as disabling memory portion 20b from being tested).

As in claim 9, Schelling discloses disabling the at least one selected memory system device (column 4 lines 3-22, where retaining of a portion of memory is interpreted as disabling of that portion of memory from being used by the operating system).

As in claim 10, Schelling discloses software for managing a memory system having a plurality of memory system devices, the software embodied in computer readable media and when executed operable to:

receive an operating state selection for a selected memory system device (Fig. 2; column 4 lines 34-47, where a memory portion available for test is interpreted as being in a retained operating state); and

alter a current memory system device operating state in accordance with the operating state selection (column 4 lines 10-22, where it is necessary to alter the state of the memory in order to test the memory).

As in claim 11, Schelling discloses communicating an operating state for each memory system device (column 4 lines 3-47, where it is necessary for communication to occur regarding an operating state [retained/relinquished] in order for the BIOS to either test or release a portion of memory).

As in claim 12, Schelling discloses maintaining the selected operating state through subsequent information handling system boot operations (column 3 line 48 through column 4

line 54, where it is interpreted that the relinquished state is maintained to allow relinquished processors to operate while the BIOS tests retained memory portions).

As in claim 13, Schelling discloses disabling the selected memory system device (column 4 lines 3-22, where retaining of a portion of memory is interpreted as disabling of that portion of memory from being used by the operating system).

\* \* \*

5. Claims 15 and 16 are rejected under 35 U.S.C. 102(e) as being anticipated by Mamata (U.S. Patent No. 6,792,561).

Ib As in claim X, Mamata discloses an information handling system, comprising:

a plurality of memory slots operable in at least one of a plurality of operating states (column 6 lines 14-15);

at least one processor operably coupled to the memory slots (column 3 line 65 through column 4 line 10); and

a program of instructions executable by the processor, the program of instructions operable to effect a selected operating state for at least one of the plurality of memory slots (column 6 lines 4-50, where determination of a conflicting operating frequency is interpreted as effecting a selected operating state).

As in claim 16, Mamata discloses displaying a memory slot representation corresponding to a respective one of the plurality of memory slots (column 6 lines 30-48); and

communicate an operating status for each displayed memory slot representation, the operating status corresponding to an operating state for each respective memory slot. (column 6 lines 30-48).

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Schelling in view of Stern et al. (U.S. Patent No. 7,000,159).

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter

Art Unit: 2114

disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C.

As in claim 3, Schelling teaches the limitations of claim 1. However, Schelling fails to teach of logging results of a diagnostic test. Stern et al. teaches of logging results of memory testing (column 4 lines 27-28).

103(a). See MPEP § 706.02(l)(1) and § 706.02(l)(2).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the logging as taught by Stern et al. in the invention of Schelling. This would have been obvious because the invention of Stern et al. reduces the overall time to boot a computer system while testing memory using the BIOS (column 2 lines 41-49).

\* \* \*

7. Claims 4 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schelling in view of Gilbert et al. (U.S. PGPub 2004/0199830).

Art Unit: 2114

As in claim 4, Schelling teaches of the limitations of claim 1, including determination of a fault (column 7 lines 6-7). However, Schelling fails to teach of maintaining isolation of a faulty memory device. Gilbert et al. teaches of maintaining isolation of a faulty memory device

(paragraphs [0016]-[0018] and [0022]-[0023]).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the memory isolation as taught by Gilbert et al. in the invention of Schelling. This would have been obvious because the invention of Gilbert et al. reducing the

amount of time necessary to repair a memory fault (paragraphs [0005]-[0007]).

As in claim 28, Schelling teaches of the limitations of claim 22, including determination of a fault (column 7 lines 6-7) and a BIOS utility which carries out the testing. However, Schelling fails to teach of maintaining isolation of a faulty memory device. Gilbert et al. teaches of maintaining isolation of a faulty memory device (paragraphs [0016]-[0018] and [0022]-

[0023]).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the memory isolation as taught by Gilbert et al. in the invention of Schelling. This would have been obvious because the invention of Gilbert et al. reducing the amount of time necessary to repair a memory fault (paragraphs [0005]-[0007]).

\* \* \*

1. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Schelling in view of Lin et al. (U.S. Patent No. 6,421,798).

As in claim 5, Shelling teaches of the limitations of claim 1. However, Schelling fails to teach of reporting a faulty operation upon testing of memory. Lin et al. teaches of reporting faulty operation (column 7 line 66 through column 8 line 3).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the fault reporting as taught by Lin et al. in the invention of Schelling. This would have been obvious because the invention of Lin et al. reduces the time it takes to test a system by inhibiting interrupts during memory tests (column 2 lines 29-30).

\* \* \*

8. Claims 7, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schelling in view of Official Notice.

As in claim 7, Schelling teaches of effecting the select, facilitate and perform operations on at least one memory of the memory system (column 2 lines 16-20 and column 4 lines 14-22).

However, Schelling fails to teach of a memory slot. The Examiner takes Official Notice that it is well-known in the art for memories such as RAM, DRAM, SDRAM, SRAM, and RDRAM to be included in an information handling system (such as a computer containing a motherboard) by attaching to memory slots. Further, the Examiner also takes Official Notice

Art Unit: 2114

that it is well-known in the art for a plurality of memory slots to be included in an information handling system in order to allow for greater memory resources, improving the overall processing speed and efficiency of such an information handling system.

As in claim 14, Schelling teaches of disabling a memory card slot of the memory system, the memory card slot adapted to support a dual-channel memory card (column 2 lines 16-20 and column 4 lines 3-22, where retaining of a portion of memory is interpreted as disabling of that portion of memory from being used by the operating system; a Rambus® DRAM is interpreted as a dual-channel memory card [see included Rambus® non-patent literature]).

However, Schelling fails to teach of a memory slot. The Examiner takes Official Notice that it is well-known in the art for memories such as RAM, DRAM, SDRAM, SRAM, and RDRAM to be incorporated on "memory cards" and included in an information handling system (such as a computer containing a motherboard) by attaching to memory slots. Further, the Examiner also takes Official Notice that it is well-known in the art for a plurality of memory slots to be included in an information handling system in order to allow for greater memory resources, improving the overall processing speed and efficiency of such an information handling system.

As in claim 15, Schelling teaches an information handling system, comprising:

a plurality of memory operable in at least one of a plurality of operating states (Figs. 1 and 2; column 2 lines 16-20 and column 4 lines 34-54, where the portions of memory are interpreted as a plurality of memory, and the plurality of operating states are interpreted as "retained" and "relinguished");

at least one processor operably coupled to the memory (Fig. 1; column 3 lines 62-64); and

a program of instructions executable by the processor, the program of instructions operable to effect a selected operating state for at least one of the plurality of memory (column 4 lines 10-22, where it is necessary to alter the state of the memory in order to test the memory).

However, Schelling fails to teach of a memory slot. The Examiner takes Official Notice that it is well-known in the art for memories such as RAM, DRAM, SDRAM, SRAM, and RDRAM to be included in an information handling system (such as a computer containing a motherboard) by attaching to memory slots. Further, the Examiner also takes Official Notice that it is well-known in the art for a plurality of memory slots to be included in an information handling system in order to allow for greater memory resources, improving the overall processing speed and efficiency of such an information handling system.

As in claim 17, Schelling teaches of a basic input/output system memory operably coupled to the processor (Fig. 1 #s 12 and 14; column 2 lines 21-63);

a basic input/output system program stored in the basic input/output system memory (Fig. 1 #s 12 and 14; column 2 lines 21-63); and

the program of instructions incorporated in the basic input/output system program (Fig. 1 #s 12 and 14; column 2 lines 21-63).

As in claim 18, Schelling teaches the program of instructions operable to maintain the selected operating state of the memory devices through additional information handling system operations (column 3 lines 47-61).

As in claim 19, Schelling teaches the program of instructions is operable to initiate a diagnostic routine, the diagnostic routine operable to test at least one enabled memory slot (column 4 lines 3-22).

As in claim 20, Schelling teaches the program of instructions is operable to selectively toggle the operating state for each of the plurality of memory slots between enabled and disabled (column 4 lines 3-54, where toggling between a "retained" and "relinquished" operating state is interpreted as toggling between disabled and enabled, respectively, for utilization by the operating system).

As in claim 21, Schelling teaches the program of instructions operable to prevent communication with a memory module disposed in a memory slot in the disabled operating state (column 4 lines 10-14, where it is interpreted that the "retained" memory portion is disabled from being accessed by the operating system, and is therefor prevented from communication with the operating system).

As in claim 22, Schelling teaches of a method for identifying faulty devices in a memory system including a plurality of memory slots and a plurality of memory modules disposed in at

least a portion of the plurality of memory and wherein the memory are controllable from a basic input-output system (BIOS) utility, comprising:

isolating, via a BIOS utility setting, a memory system device (Fig. 1; column 4 lines 3-4, where the retainment is interpreted as isolation); and

performing at least one diagnostic test on the isolated memory system device, the diagnostic test operable to produce at least one result (Fig. 2; column 4 lines 14-22 and column 7 lines 6-7).

However, Schelling fails to teach of a memory slot. The Examiner takes Official Notice that it is well-known in the art for memories such as RAM, DRAM, SDRAM, SRAM, and RDRAM to be included in an information handling system (such as a computer containing a motherboard) by attaching to memory slots. Further, the Examiner also takes Official Notice that it is well-known in the art for a plurality of memory slots to be included in an information handling system in order to allow for greater memory resources, improving the overall processing speed and efficiency of such an information handling system.

As in claim 23, Schelling teaches selecting a memory system device for isolation (Fig. 1; column 4 lines 3-4, where the retainment is interpreted as isolation);

and disabling any remaining memory system devices via the BIOS utility setting (Fig. 1; column 4 lines 3-6, where the relinquishment is interpreted as disabling memory portion 20b from being tested).

As in claim 24, Schelling teaches repeating the selecting, disabling and performing operations for each memory system device (column 4 lines 3-47).

As in claim 25, Schelling teaches performing diagnostic testing on [a] memory module associated with the isolated memory system device (column 4 lines 3-22).

As in claim 26, Schelling teaches performing diagnostic testing on the memory slot associated with the isolated memory system device (column 4 lines 3-47).

\* \* \*

9. Claim 27 is rejected under 35 U.S.C. 103(a) as being unpatentable over Schelling in view of Official Notice, further in view of Lin et al.

As in claim 27, Shelling teaches of the limitations of claim 22. However, Schelling fails to teach of reporting a faulty operation upon testing of memory. Lin et al. teaches of reporting faulty operation (column 7 line 66 through column 8 line 3).

It would have been obvious to a person skilled in the art at the time the invention was made to have included the fault reporting as taught by Lin et al. in the invention of Schelling. This would have been obvious because the invention of Lin et al. reduces the time it takes to test a system by inhibiting interrupts during memory tests (column 2 lines 29-30).

\* \* \*

10. Claim 29 is rejected under 35 U.S.C. 103(a) as being unpatentable over Schelling in view

of Official Notice, further in view of Lin et al., further in view of Stern et al.

The applied reference has a common assignee with the instant application. Based upon

the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C.

102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37

CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the

inventor of this application and is thus not an invention "by another"; (2) a showing of a date of

invention for the claimed subject matter of the application which corresponds to subject matter

disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference

under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the

application and reference are currently owned by the same party and that the inventor named in

the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in

accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the

reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C.

103(a). See MPEP § 706.02(l)(1) and § 706.02(l)(2).

As in claim 29, Schelling teaches the limitations of claim 22. However, Schelling fails to

teach of logging results of a diagnostic test. Stern et al. teaches of logging results of memory

testing (column 4 lines 27-28). Lin et al. teaches of reporting faulty operation (column 7 line 66

through column 8 line 19).

It would have been obvious to a person skilled in the art at the time the invention was

made to have included the logging as taught by Stern et al. in the invention of Schelling. This

would have been obvious because the invention of Stern et al. reduces the overall time to boot a

computer system while testing memory using the BIOS (column 2 lines 41-49).

It would have been obvious to a person skilled in the art at the time the invention was

made to have included the fault reporting as taught by Lin et al. in the combined invention of

Schelling and Stern et al. This would have been obvious because the invention of Lin et al.

reduces the time it takes to test a system by inhibiting interrupts during memory tests (column 2

lines 29-30).

Conclusion

11. The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure:

U.S. Patent No. 5,848,018 McClure discloses isolation of a failed memory cell.

U.S. PGPub 2004/0158701 Merkin discloses memory isolation and disabling.

U.S. Patent No. 6,055,653 LeBlanc et al. discloses memory testing.

U.S. Patent No. 6,762,615 Lee et al. discloses testing memory devices.

U.S. PGPub 2005/0257109 Averbuj et al. discloses testing of dual channel memory.

U.S. PGPub 2002/0010891 Klein discloses memory card testing and isolation.

Art Unit: 2114

12. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Paul Contino whose telephone number is (571) 272-3657. The

examiner can normally be reached on Monday-Friday 9:00 am - 6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Scott Baderman can be reached on (571) 272-3644. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

PFC 6/2/2006

SCOTT BADERMAN
SUPERVISORY PATENT EXAMINER